
150
XMEGA A [MANUAL]
8077I–AVR–11/2012
13.17 Register Summary – Port Configuration
13.18 Register Summary – Virtual Ports
13.19 Interrupt Vector Summary – Ports
Table 13-10. Port interrupt vectors and their word offset address.
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Page
+0x00
MPCMASK
MPCMASK[7:0]
+0x01
Reserved
–
+0x02
VPCTRLA
VP1MAP[3:0]
VP0MAP[3:0]
+0x03
VPCTRLB
VP3MAP[3:0]
VP2MAP[3:0]
+0x04
CLKEVOUT
–
EVOUT[1:0]
–
CLKOUT[1:0]
+0x05
Reserved
–
+0x06
Reserved
–
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Page
+0x00
DIR
DIR[7:0]
+0x01
OUT
OUT[7:0]
+0x02
IN
IN[7:0]
+0x03
INTFLAGS
–
INT1IF
INT0IF
Offset
Source
Interrupt description
0x00
INT0_vect
Port interrupt vector 0 offset
0x02
INT1_vect
Port interrupt vector 1 offset